Espressif Systems /ESP32-C6 /EXTMEM /L2_CACHE_ACCESS_ATTR_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L2_CACHE_ACCESS_ATTR_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (L2_CACHE_ACCESS_FORCE_CC)L2_CACHE_ACCESS_FORCE_CC 0 (L2_CACHE_ACCESS_FORCE_WB)L2_CACHE_ACCESS_FORCE_WB 0 (L2_CACHE_ACCESS_FORCE_WMA)L2_CACHE_ACCESS_FORCE_WMA 0 (L2_CACHE_ACCESS_FORCE_RMA)L2_CACHE_ACCESS_FORCE_RMA

Description

L1 Cache access Attribute propagation control register

Fields

L2_CACHE_ACCESS_FORCE_CC

Set this bit to force the request to l2 cache with cacheable attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of cacheable and non-cacheable.

L2_CACHE_ACCESS_FORCE_WB

Set this bit to force the request to l2 cache with write-back attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-back and write-through.

L2_CACHE_ACCESS_FORCE_WMA

Set this bit to force the request to l2 cache with write-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-miss-allocate and write-miss-no-allocate.

L2_CACHE_ACCESS_FORCE_RMA

Set this bit to force the request to l2 cache with read-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of read-miss-allocate and read-miss-no-allocate.

Links

() ()